

MSM3716-AS/RS



16384 WORD X 1 BIT DYNAMIC RAM

GENERAL DESCRIPTION


The Oki N-MOS integrated circuit MSM3716- x AS/RS is an address multiplex type dynamic RAM with a 16,384 word x 1-bit configuration, featuring a wide operational margin and high-speed low power consumption while using a single transistor.

FEATURES

- 16,384 words x 1 bit
- 150ns access time and 375ns cycle time (MSM3716-2AS/RS)
- 200ns access time and 375ns cycle time (MSM3716-3AS/RS)
- Standard 16-pin layout
- Low power consumption: 528mW (operation), 20mW (standby)
- Output data controlled by $\overline{\text{CAS}}$ only, while system design freedom is increased by not latch at cycle end.
- Read modify write, $\overline{\text{RAS}}$ only refresh and page mode operations possible.
- TTL compatible low capacitance for all inputs.
- 128 refresh cycle.



PIN CONFIGURATION



1	V_{BB}	9	V_{CC}
2	D_{IN}	10	A_5
3	$\overline{\text{WRITE}}$	11	A_4
4	$\overline{\text{RAS}}$	12	A_3
5	A_0	13	A_6
6	A_2	14	D_{OUT}
7	A_1	25	$\overline{\text{CAS}}$
8	V_{DD}	16	V_{SS}

ELECTRICAL CHARACTERISTICS
ABSOLUTE MAXIMUM RATINGS
 (Ta = 25°C)

Item	Symbol	Conditions	Rating	Unit
Power supply voltage	V _{DD}	Respect to V _{SS}	-1.0 ~ +15.0	V
	V _{CC}		-1.0 ~ +15.0	
	V _{BB}	Respect to V _{SS} V _{DD} - V _{SS} > 0 · 0	0 ~ -20.0	
	V _{DD}	Respect to V _{BB}	-0.5 ~ +20.0	
	V _{CC}		-0.5 ~ +20.0	
	V _{SS}		-0.5 ~ +20.0	
Input voltage	V _I	Respect to V _{BB}	-0.5 ~ +20.0	
Output voltage	V _O		-0.5 ~ +20.0	
Storage temperature	T _{stg}		-55 ~ +150	°C
Permissible loss	P _D		1	W

RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	Conditions	Recommended Operating Conditions			Unit
			Min.	Typ.	Max.	
Power supply voltage	V _{DD}	V _{SS} = 0	10.8	12.0	13.2	V
	V _{CC}		4.5	5.0	5.5	
	V _{BB}		-4.5	-5.0	-5.5	
"H" clock input voltage (note 1)	V _{IHC}		2.7		6.0	
"H" input voltage (note 2)	V _{IH}		2.4		6.0	
"L" input voltage (note 3)	V _{IL}		-1.0		0.8	
Operating temperature	T _{opr}			0		70

- Notes:** 1. $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WRITE}}$ inputs
 2. A₀ ~ A₆ and D_{IN} inputs
 3. All inputs

DC CHARACTERISTICS

($V_{DD} = 12.0V \pm 10\%$, $V_{CC} = 5.0V \pm 10\%$, $V_{BB} = -5.0V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim 70^\circ C$)

Item	Symbol	Conditions	Special Ratings		Unit	Note
			Min.	Max.		
Average power supply current during operation	I_{DD1}	$t_{RC} = 375 \text{ ns}$		40	mA	4
	I_{CC1}					5
	I_{BB1}			200	μA	
Power supply current during standby mode	I_{DD2}	$\overline{RAS} = V_{IHC}$ $D_{OUT} = \text{High Impedance}$		1.5	mA	
	I_{CC2}		-10	10		μA
	I_{BB2}			100	μA	
Refresh power supply current	I_{DD3}	$t_{RC} = 375 \text{ ns}$		27	mA	4
	I_{CC3}		-10	10		μA
	I_{BB3}			200	μA	
Page mode power supply current	I_{DD4}	$\overline{RAS} = V_{IL}$ $t_{PC} = 225 \text{ ns}$		29	mA	4
	I_{CC4}					5
	I_{BB4}			200	μA	
Input leak current	I_{L1}	$V_{BB} = -5V$ $0 \leq V_1 < 6.0V$	-10	10	μA	
Output leak current	I_{L0}	$D_{OUT} = \text{Disable}$ $0 \leq V_o \leq 5.5V$	-10	10	μA	
"H" output voltage	V_{OH}	$I_O = -5 \text{ mA}$	2.4		V	
"L" output voltage	V_{OL}	$I_O = 4.2 \text{ mA}$		0.4	V	

Notes: 4. I_{DD1} , I_{DD3} and I_{DD4} depend on cycle time.

5. I_{CC1} and I_{CC4} are changed by output load. V_{CC} is connected to D_{OUT} at low impedance during reading of "H" level data.

AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS


($V_{DD} = 12.0V \pm 10\%$, $V_{CC} = 5.0V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0 \sim 70^\circ C$) (Notes: 6, 7, 8)

Parameter	Symbol	MSM3716-2AS/RS		MSM3716-3AS/RS		Units	Note
		Min.	Max.	Min.	Max.		
Random read/write cycle time	t _{RC}	375		375		ns	
Read and write cycle time	t _{RWC}	375		375		ns	
Page mode cycle time	t _{PC}	170		225			
Access time from \overline{RAS}	t _{RAC}		150		200		9, 11
Access time from \overline{CAS}	t _{CAC}		100		135	ns	10, 11
Output turn-off delay time	t _{OFF}	0	40	0	50	ns	
Rise and fall time	t _T	3	35	3	50	ns	
\overline{RAS} precharge time	t _{RP}	100		120		ns	
\overline{RAS} pulse width	t _{RAS}	150	10,000	200	10,000	ns	
\overline{RAS} hold time	t _{RSH}	100		135		ns	
\overline{CAS} pulse width	t _{CAS}	100	10,000	135	10,000	ns	
\overline{CAS} hold time	t _{CSH}	150		200		ns	
\overline{RAS} and \overline{CAS} delay time	t _{RCD}	25	50	30	65	ns	12
\overline{RAS} and \overline{CAS} precharge time	t _{CRP}	-20		-20		ns	
Row address set-up time	t _{ASR}	0		0		ns	
Row address hold time	t _{RAH}	20		25		ns	
Column address set-up time	t _{ASC}	-5		-5		ns	
Column address hold time	t _{CAH}	45		55		ns	
Column address hold time from \overline{RAS}	t _{AR}	95		120		ns	
Read command set-up time	t _{RCS}	0		0		ns	
Read command hold time	t _{RCH}	0		0		ns	
Write command hold time	t _{WCH}	45		55		ns	
Write command hold time from \overline{RAS}	t _{WCR}	95		120		ns	
Write command pulse width	t _{WP}	45		55		ns	
Write command and \overline{RAS} read time	t _{RWL}	60		80		ns	
Write command and \overline{CAS} read time	t _{CWL}	60		80		ns	
Data input set-up time	t _{DS}	0		0		ns	13
Data input hold time	t _{DH}	45		55		ns	13
Input hold time for data from \overline{RAS}	t _{DHR}	95		120		ns	
\overline{CAS} precharge time	t _{CP}	60		80		ns	
Write command set-up time	t _{WCS}	-20		-20		ns	14
\overline{CAS} and write command delay time	t _{CWD}	70		95		ns	14
\overline{RAS} and write command delay time	t _{RWD}	120		160		ns	14
Refresh cycle	t _{REF}		2		2	ms	


■ DYNAMIC RAM · MSM3716-AS/RS ■

- NOTES: 6. Normal memory operation may not be possible unless at least 8 cycles of operation are performed after the power is switched on.
7. AC measurements when $t_T = 5\text{ns}$.
8. Prescribed timing input levels of V_{IH} (MIN), V_{IH} (MIN) and V_{IL} (MAX).
9. In the case of $t_{RCD} \leq t_{RCD}(\text{MAX})$; t_{RAC} is increased only for $t_{RCD} > t_{RCD}(\text{MAX})$ for $t_{RCD} > t_{RCD}(\text{MAX})$ case.
10. For $t_{RCD} \geq t_{RCD}(\text{MAX})$ case.
11. For $2TTL + 100\text{pF}$ load case.
12. $t_{RCD}(\text{MAX})$ is the value guaranteed by $t_{RAC}(\text{MAX})$, and when $t_{RCD} > t_{RCD}(\text{MAX})$ it is distributed by t_{CAC} .
13. t_{DS} and t_{DH} are specified by the $\overline{\text{CAS}}$ falling edge during the write cycle (early write), and by the $\overline{\text{WRITE}}$ falling edge during read modify write cycle.
14. t_{WCS} , t_{CWD} and t_{RWD} are not parameters specifying operational limits.
 $t_{WCS} \geq t_{WCS}(\text{MIN})$ results in write cycle (early write) with high impedance output.
 $t_{CWD} \geq t_{WCS}(\text{MIN})$ and $t_{RWD} \geq t_{RWD}(\text{MIN})$ result in read modify write cycle.


READ CYCLE




WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE



"RAS-ONLY" REFRESH CYCLE $\overline{\text{CAS}} = \text{V}_{\text{IH}}$, $\overline{\text{WRITE}} = \text{Don't Care}$



PAGE MODE READ CYCLE



9

TYPICAL CHARACTERISTICS

