

digital**pdp11****PROGRAMMING CARD**

FOR FAMILY OF PDP-11 COMPUTERS

WORD FORMAT:

5 14 12 11 9 8 6 5 3 2 0

BINARY-OCTAL
REPRESENTATION

MODE	R
------	---

Mode	Name	Symbolic	Description
0	register	R	(R) is operand [ex. R2=%2]
1	register deferred	(R)	(R) is address
2	auto-increment	(R)+	(R) is adrs; (R) + (1 or 2)
3	auto-incr deferred	@(R)+	(R) is adrs of adrs; (R) + 2
4	auto-decrement	-(R)	(R) - (1 or 2); (R) is adrs
5	auto-decr deferred	@-(R)	(R) - 2; (R) is adrs of adrs
6	index	X(R)	(R) + X is adrs
7	index deferred	@X(R)	(R) + X is adrs of adrs

PROGRAM COUNTER ADDRESSING: Reg = 7

MODE	7
------	---

2	immediate	#n	operand n follows instr
3	absolute	@#A	address A follows instr
6	relative	A	instr adrs + 4 + X is adrs
7	relative deferred	@A	instr adrs + 4 + X is adrs of adrs

LEGEND:**Op Codes**

= 0 for word/1 for byte
 SS = source field (6 bits)
 DD = destination field (6 bits)
 R = gen register (3 bits), 0 to 7
 XXX = offset (8 bits), +127 to -128
 N = number (3 bits)
 NN = number (6 bits)

Boolean

A = AND
 V = inclusive OR
 V = exclusive OR
 ~ = NOT

NOTE:

- ▲ = Applies to the 11/35, 11/40, 11/45 & 11/70 computers
- = Applies to the 11/45 & 11/70 computers

Operations

() = contents of
 s = contents of source
 d = contents of destination
 r = contents of register
 ← = becomes
 X = relative address
 % = register definition

Condition Codes

* = conditionally set/cleared
 - = not affected
 0 = cleared
 1 = set

digital equipment corporation

MAYNARD, MASSACHUSETTS

July 1975




NUMERICAL OP CODE LIST:

OP Code	Mnemonic	OP Code	Mnemonic	OP Code	Mnemonic
00 00 00	HALT	00 60 DD	ROR	10 40 00	EMT
00 00 01	WAIT	00 61 DD	ROL	↓	
00 00 02	RTI	00 62 DD	ASR	10 43 77	
00 00 03	BPT	00 63 DD	ASL	TRAP	
00 00 04	IOT	00 64 NN	MARK		↓
00 00 05	RESET	00 65 SS	MFP1		10 44 00
00 00 06	RTT	00 66 DD	MTP1	↓	
00 00 07	(unused)	00 67 DD	SXT	10 47 77	
00 00 77					
00 01 DD	JMP	00 70 00	(unused)	10 50 DD	CLRB
00 02 OR	RTS	↓		10 51 DD	COMB
00 02 10	(unused)	00 77 77		10 52 DD	INCB
↓				10 53 DD	DECB
00 02 27				10 54 DD	NEGB
00 02 3N	SPL	01 SS DD	MOV	10 55 DD	ADCB
00 02 40	NOP	02 SS DD	CMP	10 56 DD	SBCB
00 02 41	cond codes	03 SS DD	BIT	10 57 DD	TSTB
		04 SS DD	BIC	10 60 DD	RORB
		05 SS DD	BIS	10 61 DD	ROLB
00 02 77		06 SS DD	ADD	10 62 DD	ASRB
00 03 DD	SWAB	07 0R SS	MUL	10 63 DD	ASLB
		07 1R SS	DIV	10 64 00	(unused)
		07 2R SS	ASH		
00 04 XXX	BR	07 3R SS	ASHC	10 64 77	
00 10 XXX	BNE	07 4R DD	XOR	↓	
00 14 XXX	BEQ	07 50 0R	FADD	10 65 SS	MFPD
00 20 XXX	BGE	07 50 1R	FSUB	10 66 DD	MTPD
00 24 XXX	BLT	07 50 2R	FMUL	10 67 00	(unused)
00 30 XXX	BGT	07 50 3R	FDIV		
00 34 XXX	BLE	07 50 40			
00 4R DD	JSR	07 67 77		10 77 77	
00 50 DD	CLR	07 7R NN	SOB	11 SS DD	MOVB
00 51 DD	COM	10 00 XXX	BPL	12 SS DD	CMPB
00 52 DD	INC	10 04 XXX	BMI	13 SS DD	BITB
00 53 DD	DEC	10 10 XXX	BHI	14 SS DD	BICB
00 54 DD	NEG	10 14 XXX	BLOS	15 SS DD	BISB
00 55 DD	ADC	10 20 XXX	EVC	16 SS DD	SUB
00 56 DD	SBC	10 24 XXX	EVS	17 00 00	floating point
00 57 DD	TST	10 30 XXX	BCC, BHIS		
		10 34 XXX	BCS, BLO		

TRAP VECTORS:

000	(reserved)	114	Memory Parity
004	Time Out & other errors	240	PIRQ, prog int req
010	illegal & reserved instr	244	Floating Point
014	BPT instruction	250	Memory Management
020	IOT instruction		
024	Power Fail		
030	EMT instruction		
034	TRAP instruction		

SINGLE OPERAND: OPR dst



Mnemonic Op Code Instruction dst Result N Z V C

General

CLR(B)	050DD	clear	0	0 1 0 0
COM(B)	051DD	complement (1's)	~d	* * 0 1
INC(B)	052DD	increment	d + 1	* * * *
DEC(B)	053DD	decrement	d - 1	* * * *
NEG(B)	054DD	negate (2's compl)	-d	* * * *
TST(B)	057DD	test	d	* * 0 0



Rotate & Shift

ROR(B)	060DD	rotate right	→ C, d	* * * *
ROL(B)	061DD	rotate left	C, d ←	* * * *
ASR(B)	062DD	arith shift right	d/2	* * * *
ASL(B)	063DD	arith shift left	2d	* * * *
SWAB	0003DD	swap bytes		* * * 0

Multiple Precision

ADC(B)	055DD	add carry	d + C	* * * *
SBC(B)	056DD	subtract carry	d - C	* * * *
▲SXT	0067DD	sign extend	0 or -1	- * 0 -

DOUBLE OPERAND: OPR src, dst OPR src, R or OPR R, dst



Mnemonic Op Code Instruction Operation N Z V C

General

MOV(B)	1S5DD	move	d ← s	* * 0 -
CMP(B)	2S5DD	compare	s - d	* * * *
ADD	06S5DD	add	d ← s + d	* * * *
SUB	16S5DD	subtract	d ← d - s	* * * *


Logical

BIT(B)	3S5DD	bit test (AND)	s A d	* * 0 -
BIC(B)	4S5DD	bit clear	d ← (~s) A d	* * 0 -
BIS(B)	5S5DD	bit set (OR)	d ← s v d	* * 0 -

▲Register

MUL	070RSS	multiply	r ← r x s	* * 0 *
DIV	071RSS	divide	r ← r/s	* * * *
ASH	072RSS	shift arithmetically		* * * *
ASHC	073RSS	arith shift combined		* * * *
XOR	074RDD	exclusive OR	d ← r + d	* * 0 -

PDP-11/45, 11/70 FLOATING POINT PROCESSOR:



Mnemonic	Op Code	Instruction	Operation
CFCC	170000	copy fl cond codes	
SETF	170001	set floating mode	FD ← 0
SETI	170002	set integer mode	FL ← 0
SETD	170011	set fl dbl mode	FD ← 1
SETL	170012	set long integer mode	FL ← 1
LDFPS	1701 src	load FPP prog status	
STFPS	1702 dst	store FPP prog status	
STST	1703 dst	store (exc codes & adrs)	
CLRF, CLRD	1704 fdst	clear floating/double	fdst ← 0
TSTF, TSTD	1705 fdst	test fl/dbl	
ABSF, ABSD	1706 fdst	make absolute fl/dbl	fdst ← fdst
NEGF, NEG D	1707 fdst	negate fl/dbl	fdst ← -fdst
MULF, MUL D	171 (AC) fsrc	multiply fl/dbl	AC ← AC x fsrc
MODF, MOD D	171 (AC + 4) fsrc	multiply & integerize	
ADDF, ADD D	172 (AC) fsrc	add fl/dbl	AC ← AC + fsrc
LDF, LDD	172 (AC + 4) fsrc	load fl/dbl	AC ← fsrc
SUBF, SUB D	173 (AC) fsrc	subtract fl/dbl	AC ← AC - fsrc
CMPF, CMP D	173 (AC + 4) fsrc	compare fl/dbl (to AC)	
STF, STD	174 (AC) fdst	store fl/dbl	fdst ← AC
DIVF, DIV D	174 (AC + 4) fsrc	divide fl/dbl	AC ← AC/fsrc
STEXP	175 (AC) dst	store exponent	
STCFI, STCFL } STCDI, STCDL }	175 (AC + 4) dst	{ store & convert fl or dbl to int or long int	
STCFD, STCDF	176 (AC) fdst	store & convert (dbl-fl)	
LDEXP	176 (AC + 4) src	load exponent	
LDCIF, LDCID } LDCLF, LDCLL }	177 (AC) src	{ load & convert int or long int to fl or dbl	
LDCDF, LDCFD	177 (AC + 4) fsrc	load & convert (dbl-fl)	

PDP-11/35, 11/40 FLOATING POINT UNIT:

			N	Z	V	C
FADD	07500R	floating add	*	*	0	0
FSUB	07501R	floating subtract	*	*	0	0
FMUL	07502R	floating multiply	*	*	0	0
FDIV	07503R	floating divide	*	*	0	0

POWERS OF 2:

<u>n</u>	<u>2ⁿ</u>	<u>n</u>	<u>2ⁿ</u>
0	1	10	1,024
1	2	11	2,048
2	4	12	4,096
3	8	13	8,192
4	16	14	16,384
5	32	15	32,768
6	64	16	65,536
7	128	17	131,072
8	256	18	262,144
9	512	19	524,288